Supermicro PDSG4 User Manual Page 17

  • Download
  • Add to my manuals
  • Print
  • Page
    / 95
  • Table of contents
  • TROUBLESHOOTING
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 16
Chapter 1: Introduction
1-11
1-2 Chipset Overview
Intel’s Glenwood (955X) chipset, designed for use with the Pentium 4 Dual Core
LGA 775 CPU, is comprised of two primary components: the Memory Controller
Hub (MCH) and the I/O Controller Hub (ICH7R). In addition, Intel's PCI-X (PXH-V)
is used for added functionality. The PDSG4/PDSGE provides the performance and
feature-set required for the high-end desktop and the UP workstation market.
Memory Controller Hub (MCH)
The function of the MCH is to manage the data ow between four interfaces: the
CPU interface, DDR2 System Memory Interface, PCI Express Interface, and the
Direct Media Interface (DMI). The MCH is optimized for the Pentium 4/Pentium D
processor in the 90nm process in the LGA775 Land Grid Array Package. It sup-
ports one or two channels of unbuffered ECC DDR2 SDRAM and a PCI-Express
x16 external graphics port.
The I/O Controller (ICH7R) provides the data buffering and interface arbitration re-
quired for the system to operate effi ciently. It also provides the bandwidth needed
for the system to maintain its peak performance. The Direct Media Interface (DMI)
is the interconnect between the MCH and the ICH7R. The ICH7R supports up four
Serial ATA ports, eight USB 2.0 ports and two IDE devices. In addition, the ICH7R
offers the Intel Matrix Storage Technology which provides various RAID options for
data protection and rapid data access. It also supports an integrated High Defi nition
Audio controller for extreme multi-media applications and offers the most advanced
client management through the use of Intel Active Management technology in con-
junction with Intel's next generation Gigabit Ethernet controller.
Intel ICH7R System Features
The I/O Controller Hub provides the I/O subsystem with access to the rest of the
system. Functions and capabilities include:
*PCI Express Base Specifi cation, Rev. 1.0a-compliant
*PCI 2.3 with support for 33 MHz PCI operations
*ACPI Power Management Logic Support
*Integrated Serial ATA host controller with independent DMA operation on four ports,
(with support of SATA I and SATA II HDD)
*Integrated IDE controller supports Ultra ATA 100/66/33
*USB host interface with support for eight USB ports
*Enhanced DMA Controller, interrupt controller, and timer functions
*System Management Bus (SMBus) 2.0 with additional support for I
2
C devices
*Low Pin Count (LPC) Interface
*Firmware Hub (FWH) Interface
*Audio Codec '97 Rev. 2.3 which provides a link for Audio (up to 6 channels)
Page view 16
1 2 ... 12 13 14 15 16 17 18 19 20 21 22 ... 94 95

Comments to this Manuals

No comments