Supermicro X7QC3 User Manual Page 15

  • Download
  • Add to my manuals
  • Print
  • Page
    / 96
  • Table of contents
  • TROUBLESHOOTING
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 14
Chapter 1: Introduction
1-9
1-2 Chipset Overview
Built upon the functionality and the capability of the Intel 7300 chipset, the X7QC3/
X7QCE motherboard provides the performance and feature set required for Quad
processor-based systems with con guration options optimized for communica-
tions, storage, computation or database applications. The 7300 chipset supports
Quad Intel
®
Xeon 7300/7200 Quad-Core/Dual-Core processors with front side bus
speeds of up to 1.066GHz. The chipset consists of the 7300 Memory Controller
Hub (MCH), and the Enterprise South Bridge 2 (ESB2).
The 7300 MCH chipset is designed for symmetric multiprocessing across four
independent front side bus interfaces. Each front side bus uses a 64-bit wide,
1066MHz data bus that transfers data at 8.5 GB/s for a total bandwidth of 34 GB/s.
The MCH chipset connects up to 32 Fully Buffered DIMM 2 modules, providing
a total memory bandwidth of up to 25.5 GB/s (for 533) and 32 GB/s (for 667),
capable of addressing up to 512 GB of memory. The MCH chipset also provides
seven x4 PCI-Express and one x4 ESI interface (ESI) to the ESB2. In addition, the
7300 chipset offers a wide range of Reliability, Availability & Serviceability (RAS)
features, including memory interface ECC, x4/x8 Single Device Data Correction,
CRC, parity protection, memory mirroring, memory sparing and Hot-Plug support
on the PCI-E. (Note: If the processor used also supports these features.)
Designed to be used with conjunction of the 7300 chipset, the Xeon 7300/7200
Quad-Core/Dual-Core Processor provides a feature set as follows:
The Xeon 7300/7200 Quad-Core/Dual-Core Processors
L1 Cache Size: Instruction Cache (32KB), Data Cache (32KB)
L2 Cache Size: 4MB/8MB (4MB shared between two cores for a total of
8MB per processor)
Data Bus Transfer Rate: 8.5 GB/s
Multi-Processor Support: 1 Processor per FSB
Package: 604-pin mPGA
7300 MCH Features
Quad independent processor buses (1 processor per bus)
Each bus supports up to 4 physical processor cores
40-bit address ability support
Double-pumped address buses with a peak address bandwidth of 533 million
addresses/second
Parity protection on address and data signals
Intel ESB2 Features
Dual Interface to Memory Controller
Supports PCI-Express Rev. 1.0a, PCI/PCI-X Rev. 2.3
Hot-Plug Controller
ACPI Power Management Logic Support
Page view 14
1 2 ... 10 11 12 13 14 15 16 17 18 19 20 ... 95 96

Comments to this Manuals

No comments